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Abstract
Position-resolution capabilities of the NASA-Goddard Space
Flight Center satellite laser ranging systems are essentially
determined by time-resolution capabilities of its optical tim-
ing receiver. The optical timing receiver consists of a fast
photoelectric device, primarily a standard or microchannel-plate-
type photomultiplier or an avalanche photodiode de'tectvr, a
timing discriminator, a high-precision time interval digitizer,
and a signal processing system. The time resolution capabilities
of the receiver are determined by the electron time spread of
the photoelectric device, the time walk and resolution character-
istics of the timing discriminator, and the time interval digi-
tizer. It is thus necessary to evaluate fast photoelectric
devices with respect to their time-resolution capabilities, and
to design a very low time walk timing discriminator and a high-
precision time digitizer which are used in the laser ranging
system receiver.
Part Ii of this report describes the development of a high
precision time interval digitizer. The time digitizer is a
10 psec resolution stop watch covering a range of up to 340 cosec.
The measured time interval is determined as a separation between
leading edges of a pair of pulses applied externally to the
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start input and the stop input of the digitizer. Employ-
ing an interpolation technique and a 50 MHz high precision
master oscillator, the equivalent of a 100 GEiz clock fre-
quency standard is achieved. Absolute accuracy and sta-
bility of the digitizer are determined by the external
50MHz master oscillator, which serves as a standard time
marker.. The start and stop pulses are fast 1 nsecrise time signals,
according to the Nuclear Instrument Module Standards. Each
digitizer input is made level sensitive by means of tunnel
diode discriminators. Firing level of the discriminator
define start and stop points between which the time interval
is digitized.
1. Introduction
Satellite laser ranging method has been used success-
fully for precise satellite orbit determination, polar motion
determination, earth tidal parameters, high precision distance
measurement between laser sites, and for calibration of space
borne radar altimeters, [1]. More recently, an application
of high precision laser ranging system has been proposed for
geophysics investigation, particularly with respect to solid
earth dynamics measurements and earthquake prediction, using
a Laser Geodetic Satellite (LAGEOS), [ 2], and Space Shuttle,
[3]. Since the pulsed laser ranging system determines the
range to a target by measuring the time of flight of a short
light pulse to the target and back, the system position-resolut-
ion capabilities are essentially determined by the time-reso-
lution capabilities of its optical timing receiver. The optical
timing receiver consists of a fast photoelectric device, pri-
marily a standard or microchannel-plate photomultiplier or an
avalanche photodiode detector, a timing discriminator, a high-
precision time interval digitizer, and a signal processing
-2-
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system. The time resolution capabilities of the receiver
are determined by the time spread of the photoelectric
device, the time walk and resolution characteristics of the
timing discriminator, and the time interval digitizer. Conse-
quently, it is necessary to evaluate available fast photo-
electric devices with respect to their time resolution capa-
bilities, and to design a very low time walk timing discrimi-
nator and a high-precision time digitizer which will be used
in the High Resolution Laser Ranging System Receiver.
The constant fraction discriminator with a time walk of
+ 40 psec or better, over a range of imput pulse amplitudes
from 50mV to 5V was designed in the Electronics Research and
Development Group of the Lawrence Berkeley Laboratory, [4].
Also, an evaluation of timing characteristics of high gain
Amperex 56TVP photomultiplier, used in the receiver subsystem
for the NASA satellite laser ranging work at Goddard Space
Flight Center, was carried out, [5]. In the near future, a
study of the time resolution capabilities of the very fast
static crossed-field photomultipliers and optimization of
their fast-timing characteristics will be carriec7,out.
As a further step in the development of the high resolution
optical timing receiver, it has been necessary to design a high-
accuracy time interval digitizer with a time resolution of approx-
imately 10 psec over periods as long as 340 cosec.
This report describes the design of a high precision time
interval digitizer. The digitizer is basically a very fast
digital stop watch, where any individual time event, defined
as a time interval between the leading edges of a start/stop
pulse pair, is measured digitally with a precision of approx-
imately 10 psec. Absolute accuracy and stability of the
digitizer are determined by the externally supplied 50 MHz
master oscillator, which serves as a standard time marker. Al-
-3-
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thougn a number of systems have been devised for nanosecond
time-interval measurements, based on various principles, [6,73,
our analysis and design experience have shown that an operating
principle based on the stretching of fractions of intervals
between the start and stop pulses and the nearest time standard
marks is the best method for the very high resolution require-
ments, [3-11]. These interpolated intervals are digitized along
with the coarse interval between the markers. Employing this
interpolation technique and a relatively low frequency but high
precision master oscillator, the equivalent of a 100 GHz clock
reference is achieved. The digitized time intervals are trans-
ferred to a PDP-11/40 computer via the CAMAC controller. The
maximum dead time of the time digitizer is 50 microseconds, to
which the measured time interval and computer processing time
should be added.
The design of the time interval digitizer, which is an
improved version of instruments described in Ref. 8, 0 and 10,
is based on experience acquired over a number of years by the
Electronics Research and Development Group spent developing
high precision time interval digitizers and very fast timing
discriminators for atomic and molecular subnanosecond fluores-
cence decay time measurements.
2. aeration Principle of the High Precision Time
Interval Digitizer
A general block diagram of the high precision time inter-
val digitizer and a photograph of the digitizer front view
are shown in Figs. 1 and 3, respectively. Pertinent wave forms
at the specified points in the block diagram and the principle
of the system operation are shown in the timing diagram in Fig.
2.
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Referring to Rigs. 1 and 2 simultaneously, the measured
time interval, T, which is defined as a separation between
leading edges of a pair of pulses applied externally to the
start input and the stop input of the digitizer, is split
into three portions. T i is the portion between the leading
edge of a start pulse and the second following time mark of
the master oscillator of frequency f o = l/T o . The interval T2
is defined similarly concerning the stop pulse. T 12 is the
interval between the two oscilator time marks. Therefore,
the measured time interval is:
T	 T1 + T 1.2	 T2	 (1)
The intervals T 1 and T L are stretched in two identical
time-to-time converters. The conversion constant k is an in-
teger and selected to be k=T o /Te , where T o is the master clock
period and T  the time resolution desired. Since the digitizer
readout is selected to be binary, and T o is equal 2 x 10 -8 sec,
a value k=2048 leads to a time resolution of Te=To/k=1/fok=
9.766x10 -12 sec. The stretched portions of T 1 and T 2 are
synchronized to the master oscillator. The portions are digi-
tized and the resulting pulse bursts are stored in their respec-
tive binary scalers. At the same time, the interval T 12 is
converted into a pulse burst counted by the main scaler. Since
the weight of each count in the main scaler is kT e , it is
important that no ambiguity exists in digitizing T12.
The contents of the scalers after the conversion is completed
are N 1 =kT 1 /To , N 2 = kT 2 /Toy and N12 T12/To, for time intervals T1,
T 2 and T 12 , respectively. Since kl=k2=k,
T/TO=N1/k*N12-N2/k.	 (2)
The time interval T is measured with an error of
AT= TAfo/fo+ T e
 
(AN l - AN 2 )	 (3)
Where Af o/fo is the stability of the master ocillator, and
AN 1 , and AN  are interpolation conversion errors. The second
part of Eqn. 3 can be minimized if both interpolator converters
track each other perfectly. The first part of Eqn. 3 is negligible
for short intervals. Consequently, the required master oscillator
-5-
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stability should be better than 10 -10 . Furthermore, an
additional error is made if the oscillator frequency is
modulated by any source. Therefore, a modulation-free
master oscillator is imperative to reduce the spread of
events measured, or when the total number of events accum-
ulated is not large enough to minimize statistical error.
3. Description of the High Precision Time Interval Digitizer
The Digitizer is a 9.76 psec incremental resolution stop
watch covering 10 ranges of up to 340 cosec. The measured in-
terval is defined as separation between leading edges of a
pair of pulses applied externally to the start input and the
stop input of the Digitizer. The start and stop pulses should
be fast NIM signals. Typically, rise times are about l psec.
Each input is made level sensitive by using a tunnel diode dis-
criminator. The firing level of each discriminator is set to
slightly less than half the NIM signal (i.e., at 300 mV into
50-ohm load) and these two levels define start and stop points
between which the time interval is being digitized.
The Digitizer is intended to work on-line with a computer
or suitable digital storage memory. It has two 35-bit binary
registers, which also can be used in manual operation of the
Digitizer. Each event is initially stored in the first registQr
and then shifted into the second register. The first register
is then free to accept a new event. The two events remain stored
indefinitely until either register is cleared.
Each register has its own display. The second register
6.^.splay is an array of 35 light emitting diodes (LED's) pre-
senting the content in straight binary system. The first regis-
ter., although also binary, has a decimal display to make manual
operation easier. The total range of 11 decades is displayed
by two 6-digit decimal displays on the front panel of the Decir>>al
Display Module.
The PDP-11/40 computer has been selected for processing data
-6-
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supplied by the Time Digitizer. In order to make use of
easily available hardware and software for the interface
between the Digitizer and the computer, the CAAIAC system
has been selected. Since CAMAC hardware requires a CAMAC
crate, the Digitizer also was designed as a CAMAC compatible
modular system.
The Time Digitizer comprises 6 modules, each occupying 2
stations in the CAMAC crate (Fig. 3a). They fill up all
available stations in a 12-station rack mount CAMAC minicrate.
The other half of the crate contains the power supply, which
makes the total size of the package equal to that of a standard
NIM bin.
A general block diagram of the digitizer system is shown
in F= ig. 1. The system consists of a start interpolator, a
stop interpolator, a clock with calibrator, a logic unit, a
buffer register, a decimal display module and a crate con-
troller for the interface to a PDP 11/40 computer. Providing
that the Digitizer is initially not disabled internally and not
vetoed externally, the leading edge of a start pulse initiates
time-to-time conversion of T 1 in the Start interpolator. This
conversion results in generating a start gate pulse that controls
the number of clock pulses N 1 which is counted by the Start
Scaler of the logic Unit. Also, the start gate pulse which is
synchronous with the master oscillator markers initiates the
burst N 12 of clock pulses counted by the main scaler. Each main
scaler count is worth 204n counts stored by the start or stop
seller.
When the main scaler accumulated the preselected number of
counts as scat by the front panel switch, a Stop Enable signal
is generated that opens the stop gate to the Digitizer's Stop
Interpolator. All stop pulses that might have arrived prior to
that here ignoi-ed. Any valid stop signal pulse entering the
onabled stop input initiates time-to-time conversion of T 2 into
7
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the stop gate pulse. The stop gate controls the nurber of
clock pulses N, counted by the Stop Scaler. The leaf i ng edge
of the stop gate also closes the gate to the Main Sca_er,
terminating the main scaler pulse train N12'
After all of the counting is completed, the content of the
Start Scaler and the complement of the content of the Stop Scaler
are summed up in the 12-bit adder, performing the (N l -N 2 )/k part
of the Eq. 2. The " 2 11 " and " 2 12 " Carry, if any, are then
added to N 12 contained in the Plain Scaler. Now the first 11 bits
of the Adder, along with the new content of the Main Scaler,
represent in straight binary fashion the right hand side of Eq. 2.
Roth ti.mo interpolators have to be identical in order to
expand equally the fractions T  and T. of the clock period T0.
The expansion ratio k should be made as constant as possible.
Here k=2048 has been Selected because of the design considerations.
Since the same clock frequency f o=1/T0 is used to digitize the
expanded potions of T  and V each counted period T O equals
TO/k=20x10 /2048 = 9.76x10	 sec.
In other words, each interpolator is an independent 9.76 psec-
resolution time stretcher covoring the range of about 30 nsec. The
interpolators used here need resolution 5 to 10 times better than
current commercially mailable time stretchers. 'Through careful
design, thermal drift and jitter due to noise and imperfect clock-
frequency lock-in can be kept low enough to maintain the desired
resolution. Also, since in the measured interval appears the
difference N 1 -N 2 of the start and stop interpolation, errors due
to Wivi.dual thermal drift tend to cancel each other if good
tracking of the two interpolators is achieved.
Jitter due to various sources of noise causes the departure
from an ideally rectangular channel profile in each interpolator.
Major contributors are component noise, power supply ripple, and
clock frequency lock-in noise. All of these contribute to the
differential nonlinearity of the individual interpolator, causing
-8-
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a more trapezoidal shape of the channel profile. The com-
bined effect of the two interpolators results in averaging
the effects of the supply ripple and clock noise, which is
responsible for inherently good linearity of the time digi-
tizer as a whole.
Circuitwise, the Start Interpolator consists of a time-
to-time converter (stretcher) that charges a capacitor with
a constant current for the duration of the small time interval
'C I from the leading edge of the start pulse to the next clock
pulse. From there on the capacitor is being discharged by a
constant current 2048 times smaller than charging current.
A comparator monitors triangular waveform across the capacitor,
generating a square gate pulse 2048 times longer than the
original charging interval. That pulse opens a gate, passing
a burst of clock pulses whose number is proportional to its
length. The start burst pulses are shaped and counted by the
start scaler in the logic module, where each event is further
digitially processed.
The required stability and accuracy of the stretchers was
ohtained by the selection and matching of the critical components.
Very high bandwidth components are needed for low jitter synch-
ronization of the interpolators with the clock frequency oscillator.
Fast level discriminators are used to accept start and stop input
pulses in order to precisely define the beginning and the end of
each measured interval. The start and the stop inputs are D.C.
coupled and any noise superimposed upon the baseline of the
start and/or stop signals results in timing error because of the
time shift in discriminator firing. Propagation delay of start
and stop input signals through the interpolators is made as short
as possible in order to minimize time offset error. This shorten-
ing of the paths also provides better thermal tracking.
Each :interpolator generates a fast NIM Busy output at the
front panel. The Busy signal lasts until the conversion process
-9-
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of the measured time interval is over and data is transferred
to the buffer register in the.logic module. Tile inputs are
internally inhibited during the busy time of each.interpolator.
External selection of coincident events is possible by applying
an appropriately timed NIM signal at the gate input on the
front panel. Coincidence or anticoincidence mode can be selected
by a switch.
To obtain maximum time resolution, the start interpolator
and/or the stop interpolator must be aligned. This adjustment
can be made by a rear panel potentiometers if needed. Alignment
procedure is described later in this text.
The stop interpolator is identical to the start interpolator
except for the labeling of front and rear panels. Normally, the
stop input is disabled. After an accepted start pulse had iniated
the conversion, a stop signal can be accepted only after a pre-
selected time has elapsed. Nine ranges of stop enable time can
be selected by a switch in the logic unit. A final position is
provided which makes the stop interpolator independent of the
condition of the start interpolator. This is used in measurement
of very short time intervals.
When a stop pulse is accepted, the stop interpolator generates
a stop gate signal (Pig. 2). The width of this signal is 2,048
times longer than the fraction of the interval T 2 between the
stop pulse and the synchronizing clock pulse that follows it.
The gate pulse is being digitized by N 2 of the clock pulses which
are stored in the stop scaler. The leading edge stops the coarse
counting of the main scaler in the logic unit. A NIM stop busy
signal is available at the front pane]. for external timing and
monitoring. A gate input connector is provided which permits the
external selection of coincident stop pulses. Coincidence or
anticoincidence mode can be selected by the front panel switch.
The Logic Unit contains several sections of the digitizer.
These include the start, the stop, and the main scaler, the adder,
-10-
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the buffer register, and the binary display. The start and
stop scalers store digitized interpolated intervals T 1 and T2
and the main scaler digitizes the coarse intervals T 12 . The
simple arithmetic operations indicated in Eq. 2 take place in
the adder and the control logic. The result is a 35-bit binary
word covering time intervals of up to 340 msec. The least
significant bit represents a time increment of 10/1.024=9.76
picoseconds. After the conversion is completed, the data is
transferred into the second 35-bit buffer register. The scalers
and the logic are cleared for the digitizing an another event.
The buffer register can be read out and reset by the computer
via CAMAC Dataway. Data stored in the register is being displayed
on the front panel 35-bit LED array.
Other lights give the status of the registers. As long as
the data is stored in the scaler register its "Ready" light is
on. The "Overrun" light blinks for every event where the time
interval measured is longer that the selected range of the
Digitizer. Ten ranges can be preselected by the front panel
switch. Another ten-position switch preselects stop enables time
intervals as described before. The buffer register "Ready"
light is on when there is data stored there; the "L" light
is oil 	 a request for service is sent to the CAMAC dataway
and the "N" light goes on each time the buffer register is
being addressed by the computer. Also, the registers can be
cleared manually by independent front panel push buttons.
The Decimal Display module converts the binary content of
file scaler register into a decimal number. The number is dis-
played on the front planel in two 6-decade rows. The rear panel
contains connectors for the cables transferring the data from
the bogie Unit. The display is enabled as soon as each event
is digitized and lasts until the scaler register is cleared.
This display is intended as a stand-alone unit and does not affect
the operation of the Digitizer.
-11-
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The Crate Controller is an ORTEC, Inc. DC011 module for
CAMAC interfacing of the Time Digitizer and the PDP 11/40
computer. The Controller should occupy stations #24 and #25
of the CAMAC crate. The front panel connector is tied to the
computer via an ORTEC, Inc. BC-11A-10 cable.
3a. Clock Oscillator Description
All timing functions of the Time Digitizer are synchro-
nized by the master clock oscillator located in the Clock
Module. The circuitry comprises a crystal oscillator, pulse
shaping circuits and buffer amplifiers. The block diagram is
shown in Fig. 4.
The crystal oscillator is the temperature compensated
Model MOB-10 made by International Crystal Manufacturing Company,
Inc. It has an overall accuracy of }0.0005% between -10°C and
+60°C.
A front panel mode switch controls the gates G 1 and G2,
selecting either the internal clock oscillator or an external
clock supplied via front panel connector. Either signal passes
OR gate, OR 1 , into buffer amplifiers A 4 and A 5 . Amplifier A4
feeds the main clock timing signal to the logic unit, and A5
provides a clock source for external use (for instance, to drive
the Calibrator or an external frequency monitor).
Amplifiers A 2 and A 3 feed spike shaped clock pulses to
start and stop interpolator modules. A differentiator G 3 and
D shapes the rectangular oscillator waveform into sharp spikes
a few nanoseconds wide. The phase relationship between the
clock outputs is important, and it is essential that the con-
necting cables between the clock module and the other modules
are not interchanged..
A l is a buffer amplifier for the external clock input and
also a logic level translator. A typical input signal of 1
volt peak-to-peak into 50 ohm load is sufficient. Frequency
i
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required is 50 MHz. The input to the Time Digitizer is A.C.
coupled to prevent overload damage. At the same time this
serves as a filter for low frequency noise.
It is essential for the operation of the Digitizer that
the external clock reference be free from any kind of modulation.
Since the high resolution of the Digitizer is based on a very
accurate phase lock-in, any phase and frequency modulation of
the clock will result in a distribution rather than a sharp
peak when a constant time interval is being repeatedly measured.
3b. Calibrator Description
A precision. pulse generator for calibrating and test pur-
poses is incorporated in the Clock Module. It is completely
independent except that it needs an external frequency standard.
Essentially, the Calibrator is a digital frequency divider.
Regardless of the selected range, the output of the Calibrator
retains a constant phase relationship with the input reference
clock. The jitter of the calibrating output referred to the
clock is estimated to be less than l psec for all ranges. The
stability of the selected time range is therefore dependent
only on the external standard.
Calibrator block diagram and its timing diagram are shown
in Rigs. 5 and 6, respectively. A reference clock signal pass-
ing the level translator T 1 and gaze G 1 continually keeps
running a 34-bit ripple-through binary scaler. At the same time
the signal is applied to the gate G . The outputs of the first
two binaries B 1
 and B 2 control G 2 along with the logic status
of the OR gate, OR.. For instance, if the shortest range (22)
is selected by the range switch, OR 1 passes logic 11 1" to G2.
Whenever the second binary B 2
 goes to "l", the trailing edge of
the next clock pulse will set B 1 to 1111t, opening G 2 . The
following clock pulse passes free through G 2
 and the NIM fast
logic amplifier A to the output connectors. The trailing edge
-13-
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of the next clock pulse will set B 1 to 11111, opening G2.
The following clock pulse passes free through G 2 and the NIM
fast logic amplifier A to the output connectors. The trail-
ing edge of the same pulse sets B 1 and B2 to "0" as the
counting continues. Frequency division by 4 is thus per-
formed.
Ten ranges can be selected by the front panel switch by
applying logical 11 1 " to any of the selected OR  to OR 10inputs.
Each higher step includes three more scaler bits, increasing
the frequency division by a factor of 8. If the position 112"
is selected, for instance, OR  keeps G 3 enabled. At the point
when 2 5 -1 clock pulses have been counted, all the G 2 and G3
inputs will be logic 11 1". The next, 25th clock pulse will be
passed through G 2 to the outputs.
The leading edge of the output pulses are delayed with
respect to the leading edge of the clock pulses by the amount
of propagation delay through T 1 , G 19 G 2 and A. This delay is
constant regardless of the range selected. Therefore, the
stability of the period between two successive output pulses
depends only on the quality of the reference clock.
Calibrating of the Time Digitizer is performed by applying;
the outputs of the Calibrator to the Start and Stop inputs of
the Digitizer. When the Digitizer is ready, the stop input is
internally inhibited. Therefore, the start pulse that initiates
the Digitizer will be rejected at the stop input since they are
simultaneous. The next start-stop pair will be accepted by the
stop input and rejected by the start input, which has remained
busy since the acceptance of the previous pulse.
The exact period between the two events will be thus digi-
tized since both Digitizer inputs are in fact tied in parallel.
If an external clock standard of known accuracy is used to
operate the Calibrator, the overall accuracy of the Time Digitizer
will be measured. Total error of measuring an interval T is
-14-
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approximately	
lAT- lAT
st -ATsp l 
+Tl Afo /'Ol
	
(4)
AT st and ATsp are errors of start and stop interpolation and
Afo /f o is the stability of the reference clock oscillator that
runs the Digitizer at the time of measurement.
The two errors can be separated by measuring first the short
intervals for which the frequency error is negligible. Then the
total error is determined next by measuring long intervals.
Self-testing the clock frequency standard for modulation
error is made possible by using Digitizer's Clock Output to
run the Calibrator. This makes the start and stop input signals
synchronous with the Digitizer's clock system. When using a
trombone delay line in a series with the stop input, it should
be so adjusted that the centroid of the measured line is symmetri-
cal. If the interpolators are properly aligned, more than 90%
of the counted intervals fall into the same 10 ps channel and
the rest into the two adjacent channels. By changing the range
of the measured interval, the distribution should remain the
same. For each range, a different, more distant clock cycle is
selected for the stop interpolation. Therefore, if any broaden-
ing of the distribution results, it can be attributed only to
the phase jitter of the clock frequency standard.
3c. Start Interpolator and Stop Interpolator Description
The start interpolator and stop interpolator modules are
identical except for different labeling on the front and rear
panels. In all other respects they are made as identical as
possible in order to ensure good thermal tracking.
Each interpolator is in fact an analog time-to-time converter.
The start interpolator stretches the small time interval between
the start input pulse and the second clock pulse following its
leading edge by a constant multiplication factor. Similarly,
the stop interpolator stretches the time interval between the
-15-
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stop input pulse and the second following clock pulse by the
same factor.
A simplified block diagram and corresponding timing dia-
gram (not in scale) are shown in F 4 g5 8 and 9. Let's assume
that the interpolator has been cleared previously, and the
mode switch is set to "Anticoincidence". This condition makes
both inputs of ORac gate in logic zero as long as there is no
f
gate signal present at gate input (this condition maintains at
zero one input of Ga and one input of Gc all the time). There-
i	 fore, input gate G i is enabled, and start input pulse will pass
it to set the latch L i . P protects the input circuits against
accidental overload. L i opens G l of the clock synchronizer
circuit. The first, next clock pulse will pass G l , and by
feedback to OR 1 , the output remains in logic "1" state as long
as L i is set. Because of clock delay DL 2 , gate G 2 opens about
half the clock period later, so that one more clock period later
G 2 is latched up by feeding back its output to OR 2'
Some time before this happens, gaffe G ia has been opened
by the delayed output of L i . This delay is selected to be 3/4
of one clock period. At the time G ia is opened, G 2 is still in
logic "0" state, keeping G ia enabled, and the output gate Gs
disabled. Therefore, the G ia passes the delayed start signal
that initiates charging with constant current the storage capa-
citor in the Time Stretcher. The comparator circuit in the
stretcher feedback loop senses the increase of the voltage
across the charging capacitor. Switching to logic "1" state,
the comparator opens a feedback loop that maintains constant
voltage across the capacitor only when in steady state. At the
same time, it enables the output gate G s . The charging to the
stretcher stops when G z goes to the state "1". Discharge of
the storage capacitor in the stretcher by a constant current
set to be exactly k times smaller than the charging current; in
this case, k=2048. Therefore, k-times more time is needed to
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discharge the capacitor back to the initial lever. When
this is achieved, the comparator goes back to logic 11011,
closing G s and activating again the feedback loop. Due to
the feedback, further discharge is stopped and the initial
quiescent level maintained. Therefore, the output of the
Gs is a logic pulse that starts in synchronization with the
clock and is exactly k-times longer than the original time
interval. The stretched interval is digitized by counting
clock pulses by the Start Scaler in the Logic Module. Each
clock pulse thus represents T o/k=20.10 -9 / 2048=9.76 psec.
Until cleared by the Logic Unit, the interpolator remains
busy. All subsequent input pulses during the busy time are
being rejected. The Busy Output signal can be used for external
timing purposes.
Each successive accepted start pulse will produce a start
gate pulse of different width since the start pulses come at
random with respect to the clock. The same holds for the stop
input pulse in the stop interpolator. Since the measured
start-stop interval is proportional to the difference of the
start and the stop interpolation, good averaging results when
the same start-stop intervals are repeatedly measured, leading
to inherent excellent linearity of the Digitizer as a whole.
3d. Logic Unit Description
The Logic Unit comprises most of the digital and logic cir-
cuit of the Digitizer. The unit operation is controlled by the
signals received from the Start and Stop Interpolator 3 , the
Clock Oscillator, as well as by the digital informations received
by the computer via a CAMAC crate controller. The Logic Unit
consists of the scaler input logic and control logic, the scaler
register (start scaler, stop scaler, main scaler and adder),
buffer register, binary display and CAMAC logic. Figs. 12A,
1213, and 12C show the Logic Unit block diagram. The timing dia-
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gram for the Logic Unit is shown in Fig. 13.
3da. Scaler Input Logic and Control Logic Unit
Three signals define the se.,uence of operations: The
main clock pulse from clock module, start gate pulse from
start interpolator and stop gate pulse from stop interpolator.
The leading edges of start and stop gates are being synchronized
b y the interpolators, and they appear between two clock pulses
so that no ambiguity exists in timing, which is crucial for the
operation of the Time Digitizer.
Start gate always precedes a stop gate, since the start
interpolator enables, in turn, the stop interpolator. An excep-
tion is when Stop Enable Switch is in Position 1. In this position
the stop interpolator is enabled at the same time as the start
interpolator. I' a stop input signal arrives before the start
pulse is accepted by the start interpolator, an error in measure-
ments resul.ts,because the Digitizer is not wired for measuring
negative time intervals. External logic provided by the user
should prevent such an event.
Normally, the start gate, arriving first, sets the latch
L 1 by passing the normally open gate G 3 . Main gate Gm is now
open, passing clock pulses toward the main scaler. Also, for
the duration of the start gate, G 1 is open passing clock pulses
to the start scaler. They pass discriminator-shaper circuit
D10' The clock pulses normally do not require additional shaping
except for the last one in the series. The width of the start	 -
gate pulse is the result of the stretching in the interpolator
and, unlike the leading edge, the trailing edge is not synchro-
nized with the clock. G 1 can close any time, chopping off a
fraction of the last clock pulse in the series. The toggling; of
the first binary in the scaler becomes ambiguous as the last
clock pulse gets narrower. Most binaries have one toggle thres-
hold for the even statE and another one for the odd state. In
the-tame-to digital conversion this results in different widths
for even and odd channels, which can drastically affect the
-18-
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differential linearity of conversion. In order to avoid
this, the discriminator D 10 reshapes all the clock pulses
including the la.t one, if it was large enough to exceed the
threshold. Ambiguity in scaler counting is thus eliminated
and a differential linearity plot free of even-odd pattern.
achieved.
The trailing edge of the start gate pulse closes G1,
stopping the counting in the start scaler. At the same time
G Z
 is enabled, passing the logic level "1" to G 3 and G 7 . G3
remains disabled until L 1 is cleared, and G 7 is enabled.
A similar sequence takes place when the stop gate pulse
is received from the stop interpolator. The difference is
that Gin is disabled when L 2 is set by the leading edge of the
stop gate pulse. This ends the pulse series to the main scaler.
The stop scaler pulse series continues until the trailing edge
of the stop gate closes G 4 and, by opening G 5 , passes the logic
"1" level to G 6 and G 7 . G 6 remains disabled until L 2 is reset,
and G 7 , having logic "l" at both inputs, generates an "end of
conversion" signal that propagates through a series of delay
circuits. At the same time, this signal is available at the
rear panel for oscilloscope triggering.
At this point all the counting is done. The delay cir-
cuit D 1
 allows for the ripple-trough scalers and adders to
settle. A series of delay circuits, D 2 ,, 	 and D 4 , propagate
the end-of-conversion signal in three steps. Gates G 8 and G9
generate two strobe pulses of the width D 2 and D4 , respectively,
which are separated by D 3 . Strobe pulses are used to check the
status of the adder circuits. If the 12th bit of the adder is
in the logic state "I", one pulse (worth 20iisec.) should he added
to the content of the main scaler. The neat strobe pulse tests
the status of "Carry 13" of the adder. If C 13 is in logic "1"
state, a pulse will be generated that adds one count to the second
binary (worth 40 nsec.)of the main scaler (Fig. i2b) .
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After an additional. delay D,, the final decision to accept
the event or riot is made by the Data Selector Module. The Data
5ele-tor Module was designed to sort out events of a certain
category through external programming. However, for this version
of the Time Digitizer a Data Selector Module has not been re-
quested. Therefore, the gate G 10 is wired to be permanently
enabled, and G il is permanently disabled. The output of G1. pro-
vides a "Ready" signal that will initiate the transfer of data
into the buffer register. The -ront panel "Scaler Ready" light
goes on for the time the "Ready" signal is present. It stays
on indefinitely as long as the buffer register is busy. If the
transfer occurs immediately, the single shot circuit SS 2 is
triggered producing a short blink for every event.
The scaler and interpolators can be cleared and/or inhibited
in several ways, as shown in 12a.
1. CAMAC Inhibit. A logic "1" level. from CAMAC Dataway
passes G 12 , CR 3 , and OR 4` 
clearing all scalers and latches, and
keeps blocked the inputs to the Time Digitizer. If an event is
being processed at the moment the inhibit signal is applied, G12
is closed until the event has been transferred into the buffer
register. After the transfer is accomplished, G 12 will be enabled
and all subsequent events inhibited.
2. Z.S 2 from CAMAC. This is a CAMAC "Initialize" command,
received by the Digitizer via the CANIAC Dataway. It clears all
scalers and latches (except the buffer register), making the
Time Digitizer ready for operation.
3. Reset from the Register. A pulse is generated by the
buffer reguster after the data transfer into the buffer has
been accomplished. A new event can be processed by the Digitizer
immediately afterwards.
4. Scaler Clear. The front panel push button clears all
scalers and latches. A new event can be processed by the Dig-
itizer immediately after the push button is released.
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5. Enable Latch. Each time a clear signal has been gen-
erated, the F p able Latch is reset. Its complement output keeps
the stop interpolator cleared and disabled. When a new event
starts the Digitizer, the latch L 3 will be set only after a
present number of counts in the main scaler has been reached,
as selected by the Stop Enable Switch. OR  will then enable
the stop interpolator.
6. Overrun Clear. In case no stop pulse is received after
the Digitizer has been started, the main scaler will trigger the
single shot SS  after a preset number of counts is reached, as
selected by the Range Switch. The clear pulse generated by SSA
will stop further counting, reset all scalers and latches and
enable the input of the Digitizer for a new start.
3db. Scaler Register Logic
Most of scaler register logic has been described already
in the Control Logic Section. This section consists ;vainly of
• 12-bit 50M1-1z start scaler and a stop scaler, a 12-bit Adder,
• 12-bit Stop Scaler Logic Inverter, a 24-bit 50hiHz main scaler
and 12-bit output gates. A block diagram and timing diagrams
are shown in Figs.12b and 13.
Pulse trains being counted by the three scalers are gen-
erated by the control logic. Bear in mind that each count in
the main scaler is worth 20 nsec, and each count in the start
or stop scaler is worth 2 11 times less. In other words, the 12th
bit of the start or stop scaler has the same weight as the first
bit of the main scaler. Since the counting can be done simul-
taneously in all three scalers, the final arithmetic operations
are performed after all the counting is over.
As it was described earlier, the result of counting should
be
N=Nst + 2n-1Nmn 	 Nsp	 ^S)
where N
st , Nmn and Nsp are the reading of the start, main and
stop scalers, respectively, and n = 12 is the total number of
bits in the start and stop scalers. Since N sp = 2n
 - 1 - Nsp
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(5) becomes
N = (N st + N sp + 1) -2n + 2 n-1Nmn	 (6)
Since (6) is a simple operation, the part of (6) in the parenthe-
sis can be done first by adding the contents of the start scaler,
the complement of the stop scaler, plus 1 in a 12-bit adder
circuit.
Next step is to test the status of the 12th bit and carry
(C 13 ) output of the adder. The control logic generates two suc-
cessive strobe pulses. If S120211) is "1", G 1 passes the strobe
pulse, and the first binary of the main scaler is advanced by
one count. Similarly, the next strobe pulse tests C 13 (gate G2),
and if C 13 output is "1", one count pulse is added to the second
binary of the main scaler through OR 2' Differentiator D is
placed before OR  to produce a pulse for each even count of Bit.
When this operation is completed, the Decimal Display Strobe
from Control Logic passes the content of the adder through a
gate G. The first 11 bits (A1-All) will later be strobed into
the buffer register along with the 24 main scaler bits. However,
all 12 bits and carry C 13 from the adder are supplied to the decimal
display module via the rear panel connector.
3dc. Buffer Re gister Binary Display and CAMAC Logic
When the conversion of a start-stop time interval is accom-
plished, the "ready" logic level (waveform v) in Fig. 13 is
generated. The digitized event becomes a 35-bit binary word that
remains stored in the scalers until the transfer into the buffer
register is accomplished.
The register consists of 35 latches into which the whole
35-bit word can be strobed at the same time. The block diagram
is shown in Fig. 12 c . Latch L 1 keeps track of the register status.
If the register has been cleared before, the latch L 1 will be
Set by a now ready signal. After a delay (17 1 ), new data is strobed
into the buffer. Delay D 2 and gate G 1
 generate a reset signal
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by opening G 1 at the end of strobing and closing it after the
signal has been propagated through D 2 . Reset is sent back to
the control logic (Figs. 12A and 13), which further resets the
scalers and interpolators as described earlier.
As this is done, G 2 passes the "Read Ready" sig-al through
a buffer amplifier, A 1 , to the L ("Look at me") line of the
CAMAC Dataway. It has been assumed that this CAMAC station has
not been addressed at that moment; i.e., N was logic "0".
As a response to the "L" request, typically a CAMAC read-out
cycle into the computer via crate controller would follow. The
35-bit word can be read out in three bytes of 12 bits each. No
other than read-out functions are necessary, and therefore, the
Function Decoder responds only to F(0) (Read-out the Buffer
Register) and F(2) (Read-ant and clear the Buffer Register).
The CAMAC Subaddress Decoder responds to A(0), A(1), A(2) and
A(3). N•F(0)•A(0) reads out the bits B. I-into R1-R12, Read
Bus Lines of the Dataway. Similarly, N•F(0)•A(1) reads out the
bits B 13 -B 24 and N•F(a)-A(2) reads out the bits B 25 -B35 into
the same R 1 -R12 1bad Bus Lines. If the function F(2) is selected,
the result is the same except for the third step, when N-F(0)•A(2)
will result in the read out of the third byte and the reset of
the L l latch by the clear pulse S 2 at the end of the same CAMAC
cycle. (F(0) and A(2) set G 8 into logic "l" state, which enables
G 9
 through OR 4 . S 2 pulse at the end of the CAMAC cycle will 'hen
pass G 9 and reset L l through OR 1 )
In case a new event has been digitized in the meantime, a
new "Ready" signal is already waiting at the set input of L1,
and new data at the input of the register. For the duration of
the reset pulse the output of L 1 goes to "0" and then immediately
back to "1" as the reset pulse disappears. A new read-in cycle
starts then as before.
Until cleared, any two successive events can be held in
the Digitizer indefinitely. As long as this condition persists,
the Digitizer remains busy, and all subsequent start-stop pulses
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will be rejected.
In accordance with the CAMAC rules, all valid N • F-A com-
binations will result in a Q and X response. Also, the register
can be cleared upon the receipt of C.S 2 instruction via CAMAC.
If Z.S 2 instruction is received, whole Digitizer is cleared,
including the register. For convenience, the front panel "Ready",
"L" and "N" lights go on when the register contains data, an L-
request sent to the Dataway and/or the module is addressed by
receiving an N signal from the Dataway. A front panel LED array
displays the content of the register continually.
A front panel push button is provided for manual clear of
the buffer register. Each time the push button is released, a
new event will be automatically strobed into the register. A
manual reset of scalers and interpolators by another push button
will not affect the register. In this manner, complete manual
operation of the Digitizer is possible. Of course, in that case,
only visual display read-out is possible. Bear in mind that the
LI-D array displays the content of the register, and the decimal
display shows the content of the scalers, which ere two different
events. When the register is cleared, the new display shows in
binary fashion the same event that was shown before by the decimal
display.
3e. Decimal Display Module Description
The Decimal Display Module serves one purpose only - to give
the experimenter a quick visual indication of what time intervals
are really being measured and stored in the computer. Although
the same information is already available on LED array displaying
the content of the buffer register, it is hard to quickly interpret
a 35-bit binary word in decimal fashion.
Binary-to-decimal conversion of a 35-bit long word takes too
much time after each conversion is over, and that means the
reduction in rate of events to be digitized. Faster converters
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of this size require too much power and circuitry. In the
decimal display described here, the decimal conversion takes
place in the same time that the actual counting goes on in the
logic module of the Time Digitizer.
An additional problem has to be resolved. Due to 50 MHz
reference clock frequency used in the Digitizer, the basic coarse
time intervals of 1/fo = To = 20 nsec.are counted by the main
scaler. Employing interpolation, this basic interval is digitized
in binary fashion by 12-bit words, the least significant bit of
which is equal. to T o /2, 11 = 20 . 10 -9 /2,048 = 9.76.10 -12 sec. The
simple conversion of the whole binary number into the decimal
system will give a decimal readout, but not in decimal fractions
of the second, because the least significant bit equals less
than 10-10- 12 sec.
When the measured interval is presented in straight binary
fashion, the 11 th bit has the weight of 10 . 10 -9sec. Therefore,
if a binary word starting from the 11 th bit up to the final.
35 th
 bit is converted into a decimal number, the whole range is
covered by 8 decades, where in the lowest decade the unity is
worth 10 nsec. increasing by a factor of 10 for each decade. The
readout of the last 8 decades is thus given in decimal fractions
of a second.
The first 10 bits of the original binary number amount in
real time to slightly less than lOnsec. In a mathematical sense,
they represent any number from 0 up to 1,023 maximum. If a sep-
arate 10-bit binary-to-decimal converter is used, the result can
be displayed in 4 dccad^,s. The only digits that can appear in the
highest decade are either zero or one.
In order to get the result in picoseconds, this 4-decade
number should be divided by 102.4. No attempt has been made to
perform this operation circuitwise. These 4 decades occupy the
right hand side of the lower 6-digit display on the front panel
of the Decimal Display Module. Tho two remaining digits on the
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left hand side and the six digits of the upper display together
make up the 8-decade decimal display in real time, as described
before.
To summarize, the display arranged in this manner gives two
kinds of reading. First, the time interval is given in decimal
fractions of a second over 8 decades. The unity of the lowest
of 8 decades is 10 us. 'Three more decades Q nsec., 0.1 nsec., and 0.01
rsec)are displayed by the last 4 digits, The real time is obtained
by dividing the reading of this 4-digit number by 102.4. Since
this number cannot exceed 1.023, the maximum real time it repre-
sents is 9.99 nsec.
Secondly, all 12 digits displayed still give the exact decimal
representation of the 35-bit binary word. The unity in the lowest
decade is equal to the least significant bit of the binary number.
The lowest four digits can be any number from 0 up to 1,023.
When this number if 999 or less, the fourth digit is blank, and
the remaining 11 digits display the exact result of binary to
decimal conversion. If the last four digits display 1,000 to
1,023, a carry of one should be added to the adjacent, the 5th
decade on the left, and the result will still be correct.
The logic diagram and timing diagram of the Decimal Display
Module arc shown in Figs. 15 and 16, respectively. The 8-decade
BCD scaler is cleared before the new conversion starts, along;
with the scalers in the Logic Module. When the new time interval
conversion starts, the same pulse train that is being counted by
the main scaler in the Logic Module is also fed into this BCD
scaler. Since each pulse in the train is worth 20 nsec., they rr.re
fed into the quinary section of the first binary coded decade.
Each count, therefore, advances this decade by two because in this
decade each increment means 10 nsec. The remaining 7 decades
cover the total range of the Digitizer. The highest decade
counts tenths of a second and goes up to 3 only, Since the maxi-
111U111 rangC is slightly over 340 cosec.
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Train pulses are transmitted by a 50-ohm cable from the
logic module and, passing logic translator T, they advance the
scaler through OR 1 . The other inputs to OR  are used if addi-
tional counts have to be sent to the scaler at the end of the
time interval conversion (i.e. if D 12 anal/or C 13 are logic
signal).
The "End of Conversion" signal is received from the logic
module when the digitization is over. At the same time, the
result of the interpolation is available in a 13-bit binary
word (A 1
-A l2 , D12 and C 13 ). All, D12 and C 13 are worth 10 nsec.,
20nsec and 40 nsec, respectively. The "End of Conversion" sig-
nal propagates through a series of delay circuits, Tdl through
`I'd7. The gates G 1 , G 2 , G 3 and G 4
 will be enabled in sequence
for a short period of time. All is stroked into the first
binary Ba
 of the 4th decade, and D 12 into the second binary, Bb
by passing through OR 1 . The next two strobe pulses generated
by G 3 and G 4
 are combined into a double strobe pulse in OR  and
applied to G 4 to strobe "carry" C 13 . Since C 13 is worth 40nsec.,
double strobing will advance the Bb
 binary by two counts.
The first 10 bits (A 1 thru A11 ) make 3 complete binary coded
decades (D 1 , D 2 and D 3 ), plus the first bit of the fourth (A 31)
at the output of a fast binary-to-BCD converter. Since the
highest possible number there is 1,023, the content bf the 4th
decade is either zero or one.
At the time the "End of Conversion" signal has propagated
through delay circuit Td8' all the counting is done and the
number ready for the display.
Two 6-decade numeric displays are used. Because of the
limited width of the module, the numbers are displayed in two
rows. The upper 6 digits display the decades D 6 to D 11 . Two
lower left hand side digits display the decades D 4 and D 5 , and
the remaining 4 digits display the decades D 1 , D 2 and D 3 and
the status of A 31 as was explained earlier.
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Each digit of the display is turned on in sequence
once the level. "I" at the output of T d8 has enabled the advanc-
ing of the shift register by a free-running 10 kHz clock. The
shift register in connection with OR- produces repetitive
sequences of 7 pulses each. The first 6 pulses will enable the
digits of the decimal display one at a time and strobe the proper
decade into the 7-segment decoders. The 7th pulse in the sequence
resets the latch I. 1 , which is used for blanking out the unneces-
sary zeroes on the upper 6-digit display.
In normal operation of the Time Digitizer, the decimal dis-
play is practically invisible, because the data transfer into
the buffer register and then into the computer takes place very
rapidly. In order to see the display, the Digitizer should be
operated manually, or its operation may be stopped for a while
by holding the clear push button at the buffer register down.
4. D ig i t izer Alignment Considerations
The Time Digitizer normally does not require any adjustments.
However, due to aging or after transportation, the two interpo-
lators in the Digitizer may need realignment in order to ensure
the optimum resolution.
It is assumed that the Time Digitizer is operating on line
with some kind of a data processor; i.e., computer or multichannel
memory.	 In the example shown in Fig. 18, the Time Digitizer is
tied to the Tracor-Northern NS
-636 Series Memory Unit, which coin
process and display 12-bit words in the same way as does a multi-
channel pulse height analyzer.
A fast rise time pulse generator provides inputs to the Time
Digitizer. One output of the 50-ohm splitter is tied directly
into the Start Input and the other output via a 50-ohm delay Lille
into the Stop Input. The levels at the inputs should be about
800 mV into 50-ohm terminations. The rate of the start-stop pulse
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pairs should be selected around 3000/second to avoid the beat
effect with the internal clock frequency of 50 MHz. If a good
quality cable is used for delay, very stable start-stop intervals
are generated.
Each event processed by the Digitizer will be stored in the
Memory Unit. All events having the same address will be added
into the same "channel" of the memory. When the desired total
number of events has been processed, the cor:tent of the memory
can be displayed in histograms such as those in Figs. 20 and 21.
Each horizontal dot represents a "channel" or a time interval
increment of 9.86 psec. Both pictures show only the last 70
channels of the measured time range of 150 psec because of digital
offtiet. Therefore, only a high resolution "window" at the end
of the measured interval is shown regardless of its magnitude.
In real time, 70 channels of the window cover 0.68 psec. The
spectra in Fig. 20 show two discrete time intervals generated
by changing the length of the delay trombone in series with the
stop input.
By analyzing the distribution of the two peaks in Fig. 20,
their separation can be resolved to the fraction of one channel.
The left peak is centered around channel No. 14,858, and the second
one is in the middle between channels 14.888 and 14,889. There-
fore, the time difference between the two peaks is 30.5 channels.
Distributions approaching the theoretical limit are obtained
when an internal clock is used for the generation of the start
and stop inputs of the Digitizer (Fig. 19) . The time intervals
thus generated by the Calibrator are synchronized to the clock
resulting in extremely narrow distributions. The two peaks shown
in Fig. 21 for two sets of time intervals have been generated
by adjusting the delay trombone. The first peak is placed almost
exactly in the middle between channels No. 14,912 and 14,913,
and the second one into the 'hannel No. 14,926.
The result shows very close agreement with the theoretical
triangular distribution of the Digitizer. The adjacent channels
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in the second peak contain only 2% of the total. events. Ideally,
they should count zero events when the measured interval falls
right in the middle of a channel. The 20 of spread is due to the
composite noise of the two interpolators as well as the phase
noise of the internal clock oscillator. Since the channel width
is 9.76 psec, the total time jitter is 2% of that; i.e., less
than 0.2 psec.
By calculating the difference of the contents of the two
channels in the left peak, it can be concluded that the exact
position of this peak is 0.2 psec to the left of the exact middle
of the channel. This method is useful for the measurements of
very small time delay increments, phase shifts, harmonic oscil-
lator phase purity, etc.
Alignment Procedure
Time intervals generated according to Fig. 18 are not phase
correlated to the internal clock frequency of the Digitizer.
each event is defined by
N = Nst + 2n-1
 Nmn 
- Ns p	 (7)
where Nst , Nmn and Nsp are the
. readings of the Start Scaler, Main
Scaler and the Stop Scaler, respectively. As long as .intervals
of the same width are being measured, N will be the same, although
Nst , Nmn and Nsp are different for each event. When properly
aligned, each interpolator generates a pulse burst for each event
that can vary by exactly 2048 counts. Accordingly, N st max -Nst
min = 2048, and N sp max -Nsp min = 2048.
If the Digitizer is run as shown in Fig. 18 for a fixed delay
one of the distributions as in Fig. 20 is obtained. If Align
Stop position is selected by the rear panel switch of the decimal
display module, the counting of the start scaler is inhibited,
and therefore Nst = 0 at all times. N will vary in the same way
N sp varies, and the resulting distribution is shown in Fig. 22b.
Out of 4095 -hannels displayed, only 2048 should count, and the
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distribution should be flat since all counting channels are
equally probable. In the picture shown, the average of the
counts per channel is low; so the statistics is relatively
poor. The distribution is flat for proper alignment (Fig. 22b).
By turning clockwise the stop align pot on the rear panel of
the stop interpolator, the distribution changes to the one
shown in Fig. 22a. This is because some channels become statis-
tically more probable and they count more. Similarly, some
channels count less when the pot is turned counterclockwise
(Fig. 22c) .
The start interpolator can be aligned in a similar way
by selecting the align start position of the alignment switch.
It is important that the alignment switch is returned to the
neutral position after the alignment procedure is completed.
The best resolution is obtained when the interpolators
are properly aligned. however, misalignment of either one or
both interpolators merely results in broadening of the dis-
tributions in Fig. 20 because of the averaging inherent to the
operation principle of the Time Digitizer. The same effect will
be observed if the external clock used to operate the Time Digi-
tizer has significant random phase jitter,
To emphasize the need for a pure, phase-modulation free
clock when external frequency reference is used, a few test
results are shown with several frequency sources that were avail-
able at the time in the paragraphs 5b, 5c, 5d and 5e of the
Section S.
5. Digitizer Test Results
5a. Temperature Test
The test was performed in such a way as to approximate
the real operating conditions of the Digitizer. The Digitizer
was set on a bench with two inches of clearance underneath in a
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closed room. The initial temperature in the room was 12°C. The
temperature was gradually increased to 36°C during the period
of 10 hours. Only natural circulation of air was permitted.
The Digitizer was manually operated as described in Section 6
under Manual 'resting. The resulting drift is only due to the
difference in tracking of the two interpolators and independent
of the temperature drift of the internal clock reference. The
latter has been measured by the manufacturer of the clock crystal
oscillator, and the test results are given in the Specification's
Section of this text.
For a time interval T measured by the Digitizer, the ex-
pected error due to temperature change is
'AT
	 l	
Afo . Tj
0
where AT st and ATsp are respective drifts of the start and the
stop interpolators and Af 0 /f o is the clock frequency change for
a given ambient temperature change. In this measurement, the
second part of Eq. 8 is eliminated because both the Calibrator
and the Digitizer use the same clock, and the frequency thus be-
comes an invariant.
The result of the measurement is shown in Fig. 23. The
difference in tracking is virtually a linear function of the
temperature change. The rate of change is
(AT st - ATsp ) /At = +4.5 psec./°C	 (9)
Short term drifts at constant ambient temperature are hard to
observe because they are a fraction of a channel. The Digitizer
was kept running under laboratory temperature conditions for
hours without an apparent drift.
No attempt was made so far to try thermal compensation
that would bring the slope of the curve in Fig. 23 close to zero.
'faking also into account the excellent reproducibility of the
measurements, it is believed that such compensation would result
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in a tenfold increase of the current thermal stability.
5b. Qscilloquartz S.A. Type 5-5400 Isciilator Test
The oscillator is a very high stability 5 MHz quartz crystal
oscillator to be used by NASA for the external clock reference.
It has short term stability of better thaii 10 -12/sec and excel-
lent phase noise characteristics. The test setup of Fig. 19 has
been used, except for the clock under test being connected to
the reference clock input of the calibrator instead. The cali-
brator is a digital frequency divider. The range was selected
so that the calibrator output rate was reduced to below 1 klIz.
The Digitizer rncasures the intervals between the consecutive
calibrator output pulses. The results are shown in Fig. 24.
The peaks correspond to the three discrete delays preset by the
trombone in series with the stop input. The picture shows the
expanded end portion of the measured interval of more than 3 msec.
The first peak falls into the channel 327, 697, 874,and the next
two are a fraction of a nanosecond apart. Since in this experi-
ment the external source is checked against the internal clock,
the result is composite distribution of both clocks over periods
of 3 msec .
5c. NASA 50 MHz Frequency Multiplier Test
A 10X frequency multiplier is needed to drive the Time Digi-
tizer by the 5 MIIz frequency standard. The operation of the Time
Digitizer is based on the expansion of the 50 MHz clock period
and, therefore, even a trace of subharmonics can cause broadening
of measured distributions or, in some cases, result in separate
peaks. Fig. 25 shows -the frequency spectrur' of the 1OX multiplier
pro.ided by NASA. The most dominant is the 40 MHz subharmonic.'
The other two subharmonics of 30 MHz and 45 MHz are below 60 db,
and their effect is small.
The output of the multiplier was fed into the reference
clock input of the Calibrator, and the measurement done according
to the Fig. 7.9. The .result shows double peaks (Fig. 26a), indi-
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sized
each
used
dB 1
FWHM
cating that the synthe
periods different from
narrow band filter was
monics to below the 60
peak (Fig. 26b) having
26a.
50 MHz source has two dominant
other by about 30 psec. A 50 MHz
r_ext in order to reduce the har-
evel. The result shows only one
reduced by a half of that in Fig.
5d. Model 1062 General Radio Synthesizer Test
The synthesizer was set to 30 MHz and tested in the same
manner as the crystal clock in the test Sa. The result is
shown in Fig. 27. A much broader distribution (7 channels FWHM)
is due to comparatively large inherent phase noise of this kind
of instrument.
5e. 30 MHz Frequency Tripler Test
An existing 30 MHz frequency tripler was tested in the same
manner. The 10 MHz reference source was the synthesizer used
also in the test Sc. The frequency spectrum shows two subhar-
monics of 10 MHz and 20 MHz (Fig. 28). The time interval of 540
microseconds shows a distribution spread out into three discrete
peaks (Fig. 29) .
6. 0-:)oration Instructions
The Time Digitizer should be checked for mechanical damage
after any shipment. Make sure that all modules are in proper
place and the thumbscrews fastened. 	 Check that the rear panel
cables are properly interconnected and their connectors tightened.
Should any cable become disconnected, make sure that it be returned
to the right place.
All cables are of the same length except for MNCK
where the coiled cable should be used. The Time Digitizer may
malfunction if a short cable is used by mistake.
Check that the 25-pin rear panel connectors on the Logic Unit
and the Decimal Display have the connecting cable in place and
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properly tightened.
Disconnect all input and output connectors on the front
panel of the Time Digitizer, including the cable to the Crate
Controller. Plug the Time Digitizer to 117V AC, 60 Hz main
voltage, Turn the power on and measure voltages at the test
points on the front panel. At the time of the last check, the
readings were:
+ 24V .............+ 23.87V
+	 6V .............+	 5.973V
-	 6V .............	 5.996V
- 24V.............. 24.30V
For details read the PCS/2 CAMAC Power Supply Instruction
Manual provided by the manufacturer of the Minicrate.
After the power has been turned on, any binary or decimal
number can be displayed. Each should be resettable by depress-
ing Scaler Register Clear or Buffer Register Clear push button,
respectively.
Manual Testing of the Time Digitizer
Set the front panel controls and make the connections as
follows:
Calibrator Range: Position 9
Clock Switch: External
Start Interpolator Switch: Anticoincidence
Stop Interpolator Switch: Anticoincidence
Logic Unit Range Switch: Position 10
Logic Unit Stop Enable Switch: Position 2
In addition, tie a 1-foot long cable between Clock Output
and Reference Clock Tnput of the calibrator and two identical
4-foot long cables between the start out put of the calibrator
and the start input of the start interpolator and between the
stop output of the calibrator and the stop input of the stop
interpolator. Depress Buffer Register Clear push button several
times.
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Two successive events generated by the calibrator should
be shown on the displays. The difference between them should
not he greater than 0.01 on the decimal display (corresponding;
to the least significant bit on the decimal display). The
upper 6 digits of the display should read 167 772, and the lower
digits should read 1910.00. Since the two cables can not he
expected to be identical, a Small difference in their respective
propagation delays will make the last 4 digits greater or smaller
than 10.00.
Throw the switch on the start interpolator into the coinci-
dence position. Depress the Buffer register Clear push button
MCC. The buffer will he cleared and the number shown ou the
decimal display transferred anddisplayed by LED's in binary
fashion. Check that the transferred number is the same. The
decimal display will go blank since the start input is disabled.
By deparessing the Clear push button twice, the buffer memory
is cleared and both displays remain blank.
Put the switch back into An icoincidence position. Two
events will bw processed,stored and displayed. Each time the
Buffer Register Clear push button is depressed, the buffer is
cleared, the event stored in the scaler register is transferred
into the buffer, and a new event accepted and stored in the
scaler register again.
Turn off the power, and connect the Crate Controller to
the computer, 'Turn the power on again and run the test pro-
gram to ensure that the Time Digitizer and the computer com-
municate in the right way.
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7. Summary of Digitizer Specification
Internal clock frequency	 (f0 ) 50.000	 000 MHz
Internal clock frequency stability
(-10 0 C
	 to	 +60°C)
+
	 0.0005%
Reference clock frequency 50.000	 000 MHz
Reference clock input 	 (50 ohm terminated) + 1V (peak)
Clock output	 (50 ohm terminated) -	 0.7V min
es	 1	 to	 10	 2 2 	 5 	2g	 2 11	 14Calibrator rang 	 (	 )^ >	 >	 ,2	 ^
2 17	 2 20	 23
,2	 ,2
26
OFF.
Start input	 (50 ohm terminated) -	 0.7V min
Stop	 input	 (50 ohm terminated) -	 0.7V min
Gate input
	 (50 ohm terminated) -	 0.7V min
Busy output	 (50 ohm terminated
NIM complement) -	 0.7V min
Decimal display	 (displays scaler register) 11 +	 1 digits
Binary display	 (displays buffer register) 35 bits
Incremental Resolution (binary) 1 x 2-36
Incremental Resolution
	 (decimal) 1 x 10-11
Calibration
	 (least	 significant bit) 10/1.024
	 = 9.76
	
psec./
Calibration	 (T = time interval measured, channel
f 	 exact clock frequency in MHz,
N = digital readout) T	 1	 N
27	 1.0240
Time interval ranges (Pos. 1 to 10):
Stop enable ranges (Pos. 1 to 10) :
'I Larmal drift
Deadtimc (T = measured interval)
Power Input
Dimensions
Weight
0.6,1.3,2.6,5.3,10.0,
21,42,83,170,340(msec)
Enabled 0.3,0.6,1.3,2.6,
5.2,10,20,41,83(psec,)
4.5 ps/°C
T + 60 . 10 -6 (sec.] max .
117V, 0.811
L = 19", W = 17",	 I t
H = 8 3/4"
50 pounds
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CAMAC functions
N	 CF(0)+F(2)1.A(0)
N	 [F(0)+F(2) j .A(1)
N	 (F(0)+F (2) ] .A(2)
N	 F(2) . A(3)
C	 S2
Z	 S_"
I
L
Q,X
Manual Scaler Register Clear
Manual Buffer Register Clean
Front panel. Lights:
Read out B1 to B12
Read out B13 to B24
Read out B25 to B36
Clear Buffer Register
Clear Buffer Register
Clear Digitizer
Inhibit Digitzer
Data ready for readout
Response for valid address
Front Panel
Front Panel.
Scaler register ready
Scaler register overrun
Buffer register ready
CAMAC L
CAMAC N
8. Conclusions
The results of the tests performed sofar on the Time Digiti-
zer have indicated that a new generation of digitizer can he
dcsigned with greatly improved resolution. Indeed the resolution
may be increased to about 0.1 psec. This will require thermal
stability improvements, the use of the same interpolator for
both the start and stop inputs for elimination of certain track-
ing difficultie=s. Also the conversion deadtime can he reduced
by employing tandem interpolation technique.
The present state of art of other components of the optical
receiver such as photodectors and pulse positioning discriminators
are not adequate yet to justify development of Such a digitizer.
However, it can be used now for more accurate ranging at
shortor distances where much larger return signals are expected
and less sensitive but faster photo detectors can be used.
Another completely new application of this kind of digitizer
is Vast measuroment of phase differences and phase difference
structures of various high frequency repetitive waveforms Clown
inK femtoseconcl range. Also, phase noise distributions of high
quality harmonic and other fregiiem sources can be measured.
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11. Figure Captions
Fig. l System block diagram of high precision time
interval digitizer.
Fig. 2 General timing . ? iagram of high precision
time interval digitizer.
Fig. 3a Front view of high precision time interval
digitizer.
Fig. 3h Rear view of high precision time interval
digitizer.
Fig. 4 Clock oscillator block diagram.
Fig. 5 Calibrator logic block diagram.
Fig. 6 Calibrator timing diagram.
Fig. 7 Front view of clock oscillator and calibrator
module.
Fig. 8 Block diagram of start interpolator and stop
interpolator logic.
Fig. 9 'Timing diagram of start interpolator and stop
interpolator.
Fig. 10 Front view of start interpolator.
Fig. 11 Front view of stop interpolator.
Fig. l2a Block diagram of scaler input logic and control
logic in the logic module.
Fig. 12b Block diagram of scaler register in the logic
	 -
module.
Pig. 12c Block diagram of buffer register binary display
and CAMAC logic in the logic module.
Fig. 13 Timing diagram of logic functions
	 in the logic
module.
Fig. 7.4 Front view of
	 logic module.
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Fig. 15	 Block diagram of decimal display logic.
Fib;. 16	 Timing diagram of decimal display logic.
Fig. 17	 Front view of decimal display module.
Fig. 18	 Setup for generation and measurement of very
constant pulse intervals.
Fig. 19	 Setup for using internal calibrator of the
Time Digitizer for extremely small phase
difference measurements.
Fig. 20	 Measurement of two time intervals generated by
a passive delay line and a trombone and using
external pulse generator as shown in Fig. 18.
Fig. 21	 Measurement of two time intervals generated by
a passive delay line and a trombone and using
internal calibrator for pulse generator as shown
in Fig. 19.
Fig. 22a Stop Align Pot: +1/4 turn.
Fig. 22b Typical distribution of events over 2048 channels
of the stop interpolator when properly aligned.
The spread is due to low statistics. Figs. 22a
and 22c show two cases of slight misalignment.
Fig. 22c Stop Align Pot: --1/4 turn.
Fig. 23
	
Time interval error of the digitizer due to
difference in thermal tracking of the interpolators.
The temperature was gradually increased during the
period of 10 hours, Frequency change of the
reference clock oscillator is negligible because
of short intervals measured.
Fig. 24	 Please noise distribution of the 0-cilloquartz SA
Type B-5400 5 MIIz time standard, fed into they
reference clock input of the calibrator in the
setup as in Fig. 19. Each peak is generated by
a small change of the trombone length.
Fig. 25	 Frequency Spectrum of the NASA 10X multiplier.
Fig. 26a Phase distribution of the NASA 5-to-50 MHz frequency
multiplier. The double peak shows two dominant
phases 30 ps apart due to a strong 40 NTllz sub-
harmonic.
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.Fig. 26b Phase noise distribution of the NASA 5-to-50
Mllz frequency multiplier after filtering.
Fig. 27
	
Phase noise distribution of the Mod. 1062 General
Radio Synthesizer at 30 MHz, fed into the
reference clock input of the calibrator in the
setup as in Fig. 19.
Fig. 28	 Frequency Spectrum of 3X multiplier.
Fig. 29
	
Phase distribution of the 10-to-30 MHz frequency
tripler from Fig. 28 shows 3 discrete peals due
to strong 10 MHz and 20 Ml-lz subharmonics.
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